{"batchcomplete":"","continue":{"lecontinue":"20260202044132|114769","continue":"-||"},"query":{"logevents":[{"logid":114779,"ns":0,"title":"W6100","pageid":35738,"logpage":35737,"revid":38512,"params":{"target_ns":0,"target_title":"Use the W6100"},"type":"move","action":"move","user":"Jfed","timestamp":"2026-03-13T05:27:47Z","comment":"Needed to match other names in the HowTo Section"},{"logid":114778,"ns":0,"title":"W6100","pageid":35738,"logpage":35737,"revid":38511,"params":{},"type":"create","action":"create","user":"Jfed","timestamp":"2026-03-13T05:07:29Z","comment":"Initial Page"},{"logid":114777,"ns":6,"title":"File:Swd connector.png","pageid":35736,"logpage":35736,"revid":38461,"params":{},"type":"create","action":"create","user":"1BitFeverDreams","timestamp":"2026-02-14T15:26:09Z","comment":""},{"logid":114776,"ns":6,"title":"File:Swd connector.png","pageid":35736,"logpage":35736,"revid":38461,"params":{"img_sha1":"82kpklpdrh2x1gkip5odju2hdj3c4z9","img_timestamp":"2026-02-14T15:26:09Z"},"type":"upload","action":"upload","user":"1BitFeverDreams","timestamp":"2026-02-14T15:26:09Z","comment":""},{"logid":114775,"ns":6,"title":"File:FPGA Manager Benchmark.png","pageid":35735,"logpage":35735,"revid":38460,"params":{},"type":"create","action":"create","user":"1BitFeverDreams","timestamp":"2026-02-14T15:15:21Z","comment":""},{"logid":114774,"ns":6,"title":"File:FPGA Manager Benchmark.png","pageid":35735,"logpage":35735,"revid":38460,"params":{"img_sha1":"doaf2h4audgyrzfg9k1vm55aijbaokk","img_timestamp":"2026-02-14T15:15:21Z"},"type":"upload","action":"upload","user":"1BitFeverDreams","timestamp":"2026-02-14T15:15:21Z","comment":""},{"logid":114773,"ns":6,"title":"File:Fpga Manager Benchmark.png","pageid":35734,"logpage":35734,"revid":38458,"params":{},"type":"create","action":"create","user":"1BitFeverDreams","timestamp":"2026-02-14T15:13:17Z","comment":""},{"logid":114772,"ns":6,"title":"File:Fpga Manager Benchmark.png","pageid":35734,"logpage":35734,"revid":38458,"params":{"img_sha1":"52v3m77aahtvg7lfmcynxiirvefhoym","img_timestamp":"2026-02-14T15:13:17Z"},"type":"upload","action":"upload","user":"1BitFeverDreams","timestamp":"2026-02-14T15:13:17Z","comment":""},{"logid":114771,"ns":0,"title":"Raspberry Pi Pico Update","pageid":35733,"logpage":35733,"revid":38454,"params":{},"type":"create","action":"create","user":"1BitFeverDreams","timestamp":"2026-02-11T05:03:49Z","comment":"Created page with \"== Raspberry Pi Pico Update ==  === Overview ===  There is an onboard RP2040 chip (pi pico). It is not present on the Jr2. It's responsible for the following things:  * the bootloader procedure that loads the right core while booting the K2.  * it is also known as the \"FPGA Manager\" * Contains the K2 LCD screen to be shown at bootup  * Has modifiably code that can invite more features and possibly a faster bootup  === Opening the case ===  You can refer to this section t...\""},{"logid":114770,"ns":6,"title":"File:Rp2040-cable.webp","pageid":0,"logpage":35726,"params":{},"type":"delete","action":"delete","user":"Agurtovoy","timestamp":"2026-02-02T04:42:54Z","comment":"Duplicated file"}]}}