Hardware - Revision history

WF: /* Hardware Overview and Comparison */

2026-01-27T15:19:53Z

Hardware Overview and Comparison

← Older revision		Revision as of 11:19, 27 January 2026
Line 44:		Line 44:
	\|		\|
	2MB SRAM (1Mx16) On Board (could be limited by Core)<br/>		2MB SRAM (1Mx16) On Board (could be limited by Core)<br/>
	128 MB DRAM (DDR3 (64Mx16)<br/>		128 MB DRAM (DDR3, 64Mx16)<br/>
	Optional 256K RAM expansion module available<br/>		Optional 256K RAM expansion module available<br/>
	\|- style="vertical-align:top;"		\|- style="vertical-align:top;"

2026-01-03T00:24:29Z

2026-01-03T00:23:11Z

Hardware Overview and Comparison

← Older revision		Revision as of 20:23, 2 January 2026
Line 69:		Line 69:
	\|Artix 7 XC7A35T		\|Artix 7 XC7A35T
	33,280 Logic cells		33,280 Logic cells
	1,~~800kbit~~ BRAM		1,800 kb BRAM
	\|Cyclone IV EP4CE15		\|Cyclone IV EP4CE15
	15,408 Logic elements		15,408 Logic elements
Line 75:		Line 75:
	\|Artix 7 XC7A200T		\|Artix 7 XC7A200T
	215,360 Logic cells		215,360 Logic cells
	13,~~140kb~~ BRAM		13,140 kb BRAM
	\|- style="vertical-align:top;"		\|- style="vertical-align:top;"
	! scope="col" style="text-align:left;" \|		! scope="col" style="text-align:left;" \|

2026-01-03T00:22:20Z

Hardware Overview and Comparison

2026-01-03T00:18:22Z

Hardware Overview and Comparison

← Older revision		Revision as of 20:18, 2 January 2026
Line 78:		Line 78:
	\|- style="vertical-align:top;"		\|- style="vertical-align:top;"
	! scope="col" style="text-align:left;" \|		! scope="col" style="text-align:left;" \|
	Graphic ~~Chip~~		Graphic Core
	\|		\|
	TinyVicky		TinyVicky

2026-01-03T00:06:30Z

Hardware Overview and Comparison: Added FPGA descriptions

@@ Line 61: / Line 61: @@
 KB Per Context (4x Contexts)<br/>
 Optional 256K Flash Modules<br/>
 |- style="vertical-align:top;"
 ! scope="col" style="text-align:left;" |

2025-02-28T14:56:28Z

Extra brackets removed in link

← Older revision		Revision as of 10:56, 28 February 2025
Line 179:		Line 179:
	=== Frequencies for sound chips ===		=== Frequencies for sound chips ===

	The base frequency for which the various sound chips derive their own frequencies is based on the [[https://en.wikipedia.org/wiki/Crystal_oscillatir_frequencies 14.31818 MHz NTSC M color subcarrier]], used in various computing architectures, such as the PC ISA bus. The exact generating formula is 315/22 MHz.		The base frequency for which the various sound chips derive their own frequencies is based on the [https://en.wikipedia.org/wiki/Crystal_oscillatir_frequencies 14.31818 MHz NTSC M color subcarrier], used in various computing architectures, such as the PC ISA bus. The exact generating formula is 315/22 MHz.

	The OPL3 chip uses 14.31818 MHz.		The OPL3 chip uses 14.31818 MHz.

2025-02-28T14:55:45Z

Link typo

← Older revision		Revision as of 10:55, 28 February 2025
Line 179:		Line 179:
	=== Frequencies for sound chips ===		=== Frequencies for sound chips ===

	The base frequency for which the various sound chips derive their own frequencies is based on the [[https://en.wikipedia.org/wiki/Crystal_oscillatir_frequencies\|14.31818 MHz NTSC M color subcarrier]], used in various computing architectures, such as the PC ISA bus. The exact generating formula is 315/22 MHz.		The base frequency for which the various sound chips derive their own frequencies is based on the [[https://en.wikipedia.org/wiki/Crystal_oscillatir_frequencies 14.31818 MHz NTSC M color subcarrier]], used in various computing architectures, such as the PC ISA bus. The exact generating formula is 315/22 MHz.

	The OPL3 chip uses 14.31818 MHz.		The OPL3 chip uses 14.31818 MHz.

2025-02-28T14:54:54Z

Typo and link to Wikipedia for sound chip freq

← Older revision		Revision as of 10:54, 28 February 2025
Line 179:		Line 179:
	=== Frequencies for sound chips ===		=== Frequencies for sound chips ===

	The base frequency for which the various sound chips derive their own frequencies is based on the 14.31818 MHz NTSC M color subcarrier, ~~user~~ in various computing architectures, such as the PC ISA bus. The exact generating formula is 315/22 MHz.		The base frequency for which the various sound chips derive their own frequencies is based on the [[https://en.wikipedia.org/wiki/Crystal_oscillatir_frequencies\|14.31818 MHz NTSC M color subcarrier]], used in various computing architectures, such as the PC ISA bus. The exact generating formula is 315/22 MHz.

	The OPL3 chip uses 14.31818 MHz.		The OPL3 chip uses 14.31818 MHz.

	The PSG uses a divided by 4 value, hence 3.5795 MHz.		The PSG uses a divided by 4 value, hence 3.5795 MHz.

	The SID uses a divided by 14 (NTSC version) value, therefore 1.022727 MHz.		The SID uses a divided by 14 (NTSC version) value, therefore 1.022727 MHz.


	=== Memory Expansion Slot ===		=== Memory Expansion Slot ===

2025-02-28T14:02:54Z

Sound clocks

← Older revision		Revision as of 10:02, 28 February 2025
Line 176:		Line 176:

	In the F256, the CPU is always clocked at 6,29 MHz (6,293,750 Hz to be exact, derived from 25.175 MHz / 4 as discussed on [https://discord.com/channels/691915291721990194/1054250056703815680/1177306520925524018 Discord]).		In the F256, the CPU is always clocked at 6,29 MHz (6,293,750 Hz to be exact, derived from 25.175 MHz / 4 as discussed on [https://discord.com/channels/691915291721990194/1054250056703815680/1177306520925524018 Discord]).

			=== Frequencies for sound chips ===

			The base frequency for which the various sound chips derive their own frequencies is based on the 14.31818 MHz NTSC M color subcarrier, user in various computing architectures, such as the PC ISA bus. The exact generating formula is 315/22 MHz.

			The OPL3 chip uses 14.31818 MHz.
			The PSG uses a divided by 4 value, hence 3.5795 MHz.
			The SID uses a divided by 14 (NTSC version) value, therefore 1.022727 MHz.

	=== Memory Expansion Slot ===		=== Memory Expansion Slot ===