From Foenix F256 / Wildbits/K2 Wiki
Jump to navigationJump to search
W6100 Registers
Bit 3:1 for Control Register
| Bit [3:1]
|
|
| 000
|
Write single Transfer
|
| 001
|
Write Burst Transfer
|
| 010
|
Write MR Register
|
| 011
|
RESERVED
|
| 100
|
Read Single Transfer
|
| 101
|
Read Burst Transfer
|
| 110
|
Read MR Register
|
| 111
|
RESERVED
|
Control Register
| Bit
|
Description
|
| 0
|
Enable - 0: Block is disabled - 1: Block is Enabled
|
| 1
|
See Above for value
|
| 2
|
See Above for value
|
| 3
|
See Above for value
|
| 4
|
Reset FIFOs
|
| 5
|
Start Transfer
|
| 6
|
Enable FIFO Empty/FIFO Full Interrupt
|
| 7
|
Transfer in Progress
|
W6100 Registers
| Address
|
R
|
Read Description
|
W
|
Write Description
|
| $F018C0
|
RW
|
Control Register
|
| $F018C1
|
RW
|
MR VAlue
|
| $F018C2
|
|
|
| $F018C3
|
RW
|
Single Access Port
|
| $F018C4
|
RW
|
WizNet Address Lo
|
| $F018C5
|
RW
|
WizNet Address Hi
|
| $F018C6
|
R
|
Rx FIFO Quanity Lo
|
W
|
WizNet Transfer Size Lo
|
| $F018C7
|
R
|
Rx FIFO Quanity Hi
|
W
|
WizNet Transfer Size Hi
|
| $F018C8
|
RW
|
FIFO Port
|